Uni-Logo
Deutsch      
Computer Architecture - Team Bernd Becker
        Startseite         |         Institut für Informatik         |         Technische Fakultät
 

Scale4Edge

| project staff | students | project description |


project staff

Chair of computer architecture
Bernd Becker, Prof. Dr. Project Leader
Philipp Scholl, Dr. research assistant
Markus Schwoerer research assistant
Tobias Faller research assistant
Tobias Paxian research assistant
Linus Feiten, Dipl.-Inf. research staff (former)
Pascal Raiola, M.Sc. research staff (former)
students

Chair of computer architecture
Jonas Bilal student
Monideep Bora student
Meik Grünwald student
Moritz Lickert student
Till Mörch student
Niklas Steinwachs student
Johannes Gramsch student
Stefan Möhrle student
Niklas Steinwachs student


project description

In addition to the IoT market, important German key industries such as the automotive industry, industrial automation and medical technology benefit from the technologies of intelligent edge components. Edge components refer to the devices that are needed for communication between humans and the environment or machines and thus between the real and virtual world. In order to ensure acceptable usability, edge components must be equipped with a high degree of intelligence. 


The approach pursued in the Scale4Edge project is based on providing a commercial ecosystem for a scalable and flexibly expandable edge computing platform after the end of the project. This is economically only possible on the basis of the free RISC-V instruction set architecture, as it provides a commercially usable, standardized basic instruction set that allows application-specific extensions without restrictive IP rights.


The ecosystem is created by a large number of SMEs in cooperation with industry and research institutes. The Computer Architecture Group of the University of Freiburg has many years of experience in quality assurance. Testing of circuits and systems plays a special role. The working group deals with the (self-)testing of individual components as well as with the integration into an overall test using non-functional chip infrastructure.

More information at https://scale4edge.edacentrum.de.