Uni-Logo
Deutsch      
Rechnerarchitektur
        Startseite         |         Institut für Informatik         |         Technische Fakultät
 
course
overview  |  time/location  |  organiser  |  literature
materials
material download


Verifikation Digitaler Schaltungen / Verification of Digital Circuits - Summer Term 2016

material


Exercise Sheets

Exercise Sheet 1
Exercise Sheet 2
Exercise Sheet 3
Exercise Sheet 4
Exercise Sheet 5
Exercise Sheet 6


Lecture slides

Chap. 00: Administrative Stuff
Chap. 01: Binary Decision Diagrams
Chap. 02: SAT
Chap. 03: AIGs
Chap. 04: Structure-based Methods
Chap. 05a: Sequential Equivalence Checking (Part 1)
Chap. 05b: Sequential Equivalence Checking (Part 2)
Chap. 06: Symbolic Model Checking
Chap. 07: Bounded Model Checking
Chap. 08: Incomplete Circuits and Extensions of SAT